Through silicon via (TSV) with acceptable sidewall roughness is achieved with careful process optimization. To benefit the performances of 3D IC, TSV must introduce small electrical parasitic such as capacitance. Low-κ liner with conformal step coverage is successfully integrated in TSV structure to reduce the parasitic capacitance by ~28% compared with conventional PE-TEOS liner at the expense of higher leakage current.
INTRODUCTION
Through silicon via (TSV) has emerged as an essential enabler for the next generation of integrated circuits and systems for continuous performance growth ("More Moore") and functional diversification ("More than Moore"). TSV is commonly fabricated by high aspect ratio deep silicon etching, lining with dielectric layer for electrical isolation and superconformal filing with copper [1] hence forming a metal-oxidesemiconductor (MOS) structure [2] (Fig. 1) . Integration of TSV poses new challenges such as mechanical stress [3] and electrical parasitic [4] . TSV differs from conventional planar interconnects that are embedded in the dielectric in terms of its electrical coupling with the doped Si substrate through the MOS structure. TSV parasitic capacitance has the most predominant impact on the circuit operation [4] . It is therefore imperative to reduce the TSV capacitance. Low-κ dielectric can enable significant reductions in the CMOS backend interconnect capacitance and offers many advantages in circuit performance [5] . In this work, low-κ dielectric is successfully integrated in TSV as a liner. The implications on TSV capacitance and leakage current are discussed. EXPERIMENTAL TSV (φ = 5µm) with aspect ratio of 1:2 are fabricated on 8'' pSi wafer. This aspect ratio is chosen for ease of fabrication and is sufficient to study the electrical properties of the liner. The TSV is etched by using a BOSCH process in a deep reactive ion etcher (DRIE) using oxide hard mask. The liner is deposited in a plasma-enhanced CVD chamber at temperature <400 o C using TEOS and Black Diamond precursors for oxide and low-κ liner respectively. Subsequently Ta barrier and Cu seed are sputtered followed by super-conformal Cu ECP filling. The Cu overburden is then removed by CMP. Contact holes are opened on oxide layer and Al is deposited and patterned to form contact pads for electrical probing.
RESULTS AND DISSCUSSION

Structure Fabrication
In order to achieve a robust TSV, sidewall roughness (from scallop) and oxide hard-mask undercut must be kept as small as possible to ensure void-free and conformal Cu filling. Table  I is a summary of TSV etching results using three recipes. When a single mask is used for hard-mask and Si etching, the addition of a small quantity of C 4 F 8 during etching cycle improves both roughness and undercut (Process A vs. B). In 
Electrical Measurement
Simulated CV characteristics of MOS structure at high frequency as a function of dielectric constant (κ) is shown in Fig. 3 . In principle, the capacitance value of TSV can be lowered by using liner with smaller κ value. Fig. 4 shows the images of test structures consists of Cu TSV embedded in grounded Si for CV and IV measurements. Fig. 5 shows the measured CV curves at 100 kHz for both PE-TEOS liner and low-κ liner at an average thickness of ~205nm. The capacitance changes from accumulation to depletion to inversion region as the bias voltage increases demonstrating a typical p-Si behaviour. The effective dielectric constant of the low-κ material is estimated to be ~2.8. The capacitance value is lowered by ~28% by replacing PE-TEOS liner with low-κ liner. In . On the other hand, much less fixed charge is induced during deposition of low-κ liner and its V FB is closer to the ideal value.
IV measurement is performed to evaluate the leakage of the dielectric liner. Fig. 6 shows that there is no abrupt breakdown up to at least 3MV/cm for both PE-TEOS and low-κ liner. However, low-κ suffers from much higher leakage current as compared with PE-TEOS liner (Fig. 7) . Leakage current resistance is improved by a 350 o C annealing in forming gas (N 2 /H 2 ) for 30min for both liners. Post annealing, the leakage current at mid-distribution is ~ 1.2 x 10 -6 A/cm 2 and ~ 6.8 x 10 -6 A/cm 2 for PE-TEOS oxide and low-κ liner respectively at an electric field of 2MV/cm. The leakage current value for the PE-TEOS oxide liner is comparable with the value reported in [6] . It is confirmed from CV measurement that the κ value remains at ~2.8 with annealing. Despite its smaller capacitance value, low-κ liner presents much higher leakage current. Therefore, optimization (e.g. thickness, annealing, etc) is required prior to its integration in TSV for 3D IC application. Since low-κ liner has lower elastic modulus than PE-TEOS liner (7.2 GPa vs. 75 GPa), lower thermal stress is induced in the Si substrate (Fig. 8) .
CONCLUSION
It is beneficial to keep the TSV parasitic capacitance as low as possible for low latency signal transmission. Low-κ material with κ value of ~2.8 is used as TSV liner and a ~28% reduction in capacitance is obtained. However, the leakage current must be further controlled for 3D IC application. 
